



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/594,065	09/26/2006	Ryouichi Takeuchi	Q80875	8882
23373 7590 10/05/2009 SUGHRUE MION, PLLC 2100 PENNSYLVANIA AVENUE, N.W. SUITE 800 WASHINGTON, DC 20037				
EXAMINER				
WEBB, VERNON P				
ART UNIT		PAPER NUMBER		
2811				
MAIL DATE		DELIVERY MODE		
10/05/2009		PAPER		

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

# Office Action Summary

**Application No.**

10/594,065

**Applicant(s)**

TAKEUCHI ET AL.

**Examiner**

VERNON P. WEBB

**Art Unit**

2811

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 11 September 2009.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-15 is/are pending in the application.
- 4a) Of the above claim(s) 9-11 is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-8, 12 and 13 is/are rejected.
- 7) ☐ Claim(s) 14 and 15 is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 26 September 2006 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☒ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date \_\_\_\_\_
- 5) ☐ Notice of Informal Patent Application
- 6) ☐ Other: \_\_\_\_\_

***DETAILED ACTION***

***Status of Application***

1. This office action is in response to the filing of the amendment on 04 May 2009, Claims 1-15 are pending in this application.

***Response to Arguments***

2. Applicant's arguments, see Applicant Arguments/Remarks, filed 09/11/2009, with respect to the rejection(s) of claim(s) 1-15 under 35 U.S.C. § 103 have been fully considered and are persuasive. Therefore, the rejection has been withdrawn. However, upon further consideration, a new ground(s) of rejection is made in view of Udagawa et al. (U.S. Pub. Application 2005/0121693 A1).

***Allowable Subject Matter***

3. Claims 14 and 15 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

***Claim Rejections - 35 USC § 102***

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

5. Claims 1, 2, 4-8, 12 and 13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Udagawa et al. (U.S. Pub. Application 2005/0121693 A1).
6. Regarding claim 1, Udagawa et al. discloses a pn-junction compound semiconductor light-emitting device comprising:
  - a stacked structure (items 102-108) including a light-emitting part composed of aluminum gallium indium phosphide (item 103), said light-emitting part comprising a light-emitting layer (item 104), a lower clad layer (item 103) and an upper clad layer (item 105) and a light-permeable substrate (item 101) for supporting the stacked structure (items 102-108), the stacked structure (items 102-106) including a conductive boron containing Group III-V compound semiconductor layer (item 103) formed on the light-emitting part (item 104), and wherein the light permeable substrate (item 101) is joined to the stacked structure (items 102-106) through the boron containing Group III-V compound semiconductor layer (item 103) (pg. 3, paragraph [0030]; pg. 6, paragraph [0050-0058]; Figs. 5).
7. Udagawa et al. does not disclose a pn-junction compound semiconductor light-emitting device, comprising a stacked structure including a conductive boron containing Group III-V compound semiconductor layer formed on the light-emitting part, and wherein the light permeable substrate is joined to the stacked structure through the boron containing Group III-V compound semiconductor layer.
8. Regarding claim 2, Udagawa et al. discloses a pn-junction compound semiconductor light-emitting device as described in regards to claim 1, wherein the conductive layer (item 103) has a bandgap at room temperature which is greater than

that of the light-emitting layer (item 104) and not exceeding 5.0 eV. (pg. 3, paragraph [0030]; Fig. 5)

9. Regarding claim 4, Udagawa et al. discloses a pn-junction compound semiconductor light-emitting device as described in regards to claim 1, wherein the conductor layer (item 103) is composed of a Group III-V compound semiconductor containing arsenic and boron (pg. 3, paragraph [0030] lines 1-9; Fig. 5).

10. Regarding claim 5, Udagawa et al. as modified by Udagawa et al. discloses a pn-junction compound semiconductor light-emitting device as described in reference to claim 1, wherein the conductive layer (item 103) is composed of a Group III-V compound semiconductor containing phosphorus and boron (pg. 3, paragraph [0030] lines 1-9; Fig. 5).

11. Regarding claim 6, Udagawa et al. discloses a pn-junction compound semiconductor light-emitting device as described in reference to claim 5, wherein the conductive layer (item 103) is composed of boron phosphide (pg. 3, paragraph [0030] lines 1-9; Fig. 5).

12. Regarding claim 7, Udagawa et al. discloses a pn-junction compound semiconductor light-emitting device as described in regards to claim 1, wherein the conductive layer (item 103) is composed of a boron-containing Group III-V compound semiconductor containing twins (pg. 6, paragraph [0052], lines 18-28; Fig. 5).

13. Regarding claim 8, Udagawa et al. discloses a pn-junction compound semiconductor light-emitting device as described in reference to claim 7, wherein each

of the twins has, as a twinning plane, a (111) lattice plane of a boron-containing Group III-V compound semiconductor (pg. 6, paragraph [0052], lines 18-28; Fig. 5).

14. Regarding claim 12, Udagawa et al. discloses a pn-junction compound semiconductor light-emitting device as described in reference to claim 1, wherein the conductive layer (item 103) has a conduction type which is the same as a conduction type of an upper clad layer (item 102) (pg. 6, paragraph [0056]; Fig. 5).

15. Regarding claim 13, Udagawa et al. discloses a pn-junction compound semiconductor light-emitting device as described in reference to claim 1, wherein an ohmic electrode (item 107) is formed on a surface of the device opposite the light permeable substrate (item 101) (pg. 6, paragraph [0057]; Fig. 5).

16. Claim 3 are rejected under 35 U.S.C. 103(a) as being unpatentable over Udagawa et al. (U.S. Pub. Application 2005/0121693 A1) and in further in view of Udagawa (U.S. Pub. Application 2003/0160253 A1).

17. Regarding claim 3, Udagawa et al. discloses a pn-junction compound semiconductor light-emitting device as described in regards to claim 1.

18. Udagawa et al. does not disclose a pn-junction compound semiconductor light-emitting device wherein the conductive layer is composed of an undoped Group III-V compound semiconductor containing boron to which an impurity element has not been intentionally added.

19. However Udagawa discloses a pn-junction compound semiconductor light-emitting device wherein the conductor layer (item 103) is composed of an undoped

Group III-V compound semiconductor containing boron to which an impurity element has not been intentionally added (pg. 6, paragraphs [0043]; Figs. 2-4).

20. It would have been obvious for one of ordinary skill in the art at the time of the invention to form a pn-junction compound semiconductor light-emitting device as disclosed by Udagawa et al. wherein the conductive layer is composed of an undoped Group III-V compound semiconductor containing boron to which an impurity element has not been intentionally added as disclosed by Udagawa with at least the reason of forming a layer with excellent surface flatness and continuity (pg. 5, paragraph [0039], lines 14-18).

### ***Conclusion***

21. Applicant's amendment filed on 03/10/2009 necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of

Art Unit: 2811

the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to VERNON P. WEBB whose telephone number is (571)270-3332. The examiner can normally be reached on Monday through Friday, 7:30 am to 5 pm, Eastern.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Lynne A. Gurley can be reached on 571-272-1760. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Lynne A. Gurley/  
Supervisory Patent Examiner, Art  
Unit 2811

/V. Parris Webb/  
Examiner, Art Unit 2811